Details

Author: Amit Gupta
Paperback: 156 pages
Publisher: LAP LAMBERT Academic Publishing (10 July 2012)
Language: English
ISBN-10: 3659171190
ISBN-13: 978-3659171192

Amazon UK Link
Amazon US Link
Amazon India Link

Description

Low power, high speed binary multiplier is an essential component of digital computers. Many architectures of multiplier based on Booth multiplication and array multiplication algorithms have been implemented. The array multiplier using Wallace tree structure is reported to be fastest and requiring minimum hardware. The speed of a binary multiplier is dominantly determined by the speed of adders used in the multiplier. This work describes a new 20-transistor low power high speed hybrid CMOS full adder and a new carry skip adder suitable for use in multipliers. A new modular design method for design of n x n multipliers using Vedic algorithm for multiplication has been proposed. The proposed design method uses more number of gates than array multiplier using Wallace tree but offers the advantages of simple and systematic interconnection scheme and maximum design reuse.

Related Papers

When doing the search that found the above book, it became apparent that there was a lot of similar research papers discussing similar material.

Here is a sample of the papers out there that came up when searching for the above book title (there were more) :-

A Novel Design for High Speed Multiplier for Digital Signal Processing Applications

Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors

Design of High Speed Vedic Multiplier using Vedic Mathematics Techniques

Optimized Multiplier based upon 6-Input Luts and Vedic Mathematics

Implementation of an Efficient Multiplier based on Vedic Mathematics Using EDA Tool

High-speed-and-area-efficient-vedic-multiplier

High Speed Efficient N X N Bit Parallel
Hierarchical Overlay Multiplier Architecture
Based On Ancient Indian Vedic Mathematics

Low Power High Speed 16x16 bit Multiplier using Vedic Mathematics